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Abstract- Imbalanced voltage sharing during the turn-off
transient is a challenge for series-connected silicon carbide (SiC)
MOSFET application. This article first discusses the influence of
the gate-drain discharge deviation on the voltage imbalance ratio,
and its primary causes are also presented and verified by LTspice
simulation. Accordingly, a novel active gate drive, which aims to
compensate the discharge difference between devices connected
in series, is proposed and analyzed. By only using the original
output of the driving IC, the proposed gate drive is realized by
implementing an auxiliary circuit on the existing commercial gate
drive. Therefore, unlike other active gate drives for balancing
control, no extra isolations for power/signal are needed, and the
number of the devices in series is unlimited. The auxiliary circuit
includes three sub-circuits as a high-bandwidth current sink for
regulating switching performance, a relative low-frequency but
reliable sampling and control circuit for closed-loop control, and
a trigger combining the former and the latter. The operational
principle and the design guideline for each part are presented in
detail. Experimental results validate the performance of the
proposed gate drive and its voltage balancing control algorithm.
Index Terms— SiC MOSFET, series-connected, active gate
drive, discharge compensation, voltage balance.
I. INTRODUCTION
   Power electronic applications such as high-speed
electrified railway traction and high voltage direct current
(HVDC) transmission system put forward higher demands for
power semiconductor devices with high nominal voltage
rating and switching frequency [1]-[7]. Among the
commercially available power semiconductors, SiC MOSFET
has got wide attention thanks to its superior properties such as
high breakdown field strength and high switching speed.
However, the current manufacturing craft and cost limit the
maximum voltage-blocking capability of commercial SiC
MOSFET to less than 1.7kV [2], which imply that a single SiC
MOSFET cannot meet the requirements of the aforesaid high
voltage applications.
Compared to using multilevel inverter topologies,
combining multiple semiconductors in series-connection is an
effective solution to enhance the voltage-blocking capability
due to more simplified control and less number of components.
Furthermore, according to previous research shown in [3],
several low-voltage semiconductors in series-connection offer
smaller conduction loss, lower cost and shorter switching
transient in comparison with a single high-voltage
semiconductor. The major constraint for the application of
series-connected power devices is unequal voltage distribution
across them in both static and dynamic conditions. The static
voltage imbalance caused by different dynamic voltage
sharing and equivalent off-state resistances can be solved by
paralleling balancing resistors. It is a trade-off between
voltage imbalance ratio and power consumption when
choosing the values of those balancing resistors [4]. Even
harder to be solved, the dynamic voltage unbalancing
problems caused by mismatches on gate drive circuits, device
characteristics and parasitic capacitances have recently drawn
a lot of research focuses [4]-[26].
Previously reported work has proposed many schemes for
equal dynamic voltage sharing. They can be divided into three
categories:
1) Passive snubber circuits [5]-[8]. Implementing a snubber
circuit composed of passive elements (capacitors, resistors,
diodes, etc.) across each power device can regulate the voltage
changing ratio and ensure balanced voltage. However, the
incremental power loss generated by the passive components
restricts the widespread applications of this method. Even
utilizing a concentrated clamp mode snubber proposed in [5]
and [7], the loss produced in transistors by prolonged
switching transients still cannot be ignored.
2) Capacitive coupling drives [9]-[15]. With the help of
coupling capacitors, only one external driving circuit can drive
all switches in series-connection. Although simple circuit
structure and high switching frequency can be achieved, the
voltage imbalance during the turn-off period still exists. In
general, balanced voltage sharing by these methods is gained
by the calculated coupling capacitors, the selection of which is
according to the datasheet of the power semiconductor device
[14][15]. Due to the deviation of parameters among series-
connected semiconductors, turn-off delay of high-side devices
cannot get fine compensated, especially under the varying
temperature or duty cycle circumstances. Moreover, according
to the design criteria discussed in [11]-[13], the gate charge
and discharge of the upper devices are supplied by the
difference between the charges of adjacent coupling capacitors.
With the increase of the stacked devices number, in order to
ensure a reliable operation of the uppermost device, the value
of the lowermost coupling capacitor also needs to be increased,
which will slow down the switching speed of the entire
stacked semiconductors. This contradiction limits the number
of series devices to some extent. Finally, due to the gate-
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source voltage deviations, it is difficult to avoid uneven
switching loss among devices.
3) Active gate control methods [16]-[26]. These methods
modify the switching behavior of the semiconductor by
controlling the electric quantity of the input capacitance Ciss
and the time instant when Ciss is charged or discharged.
Regulating time delay among the drive signals from the
controller has been focused owing to the fast development of
high-speed microcontroller, especially, field-programmable
gate array (FPGA). In [16]-[18], an active voltage clamping
circuit in series with a sampling resistor is placed between
collector and gate to protect the IGBT from overvoltage and
transfer the clamping time back to the control board.
Accordingly, the controller can adjust the gate signals based
on the activation time of the clamping circuit to achieve
voltage balance. However, the extra loss generated by
transient voltage suppressor (TVS) diodes and IGBTs
operating in active region limits the application of this
technique in high-frequency power systems. A drain-to-source
voltage feedback circuit composed of dividing resistors is
proposed in [19] and [20] for time adjustment. However, this
method introduces additional signals, which need auxiliary
high-voltage isolation components for transmission. Beyond
that, additional modification of algorithm will put forward
higher requirements on the memory and operating frequency
for the controller of the power converter. Finally, prolonged
response time caused by delayed signal will reduce the control
precision and the consistency of drive pulse-width [27].
Another option for controlling the gate charge is to regulate
the amplitude of the gate voltage or current in real-time. In
[21], a gate drive with active voltage control based on the
instantaneous state of SiC MOSFET is proposed to adjust the
drain-to-source voltage during its rising transient. However,
high rising slope and oscillations of the drain-to-source
voltage of SiC MOSFET make it hard for the control loop to
follow up on time. Active gate current control methods
proposed in [22]-[25] have shown good performance on
voltage balance, but they are designed only for Si IGBTs due
to the long propagation time of status detection circuits or
digital-to-analog converters (DAC). Auxiliary gate current
generated by an external Miller capacitor in [26] is an
innovative and effective way to acquire superior voltage
balancing performance. However, the capacitor compensation
circuit needs additional isolated power supplies and other
high-bandwidth analog parts, which adds the complexity and
cost of the drive.
To overcome the above drawbacks, a novel active gate
drive consisting of three sub-circuits is proposed in this study.
Several advantages over other voltage balancing techniques
are stated as follows:
1) The proposed gate drive does not require additional
isolation barriers for signal and power supply.
2) The auxiliary circuit is triggered by falling edges only,
which means it can be easily integrated with most of the
commercial drive ICs through their output voltage pins.
3) The trigger circuit for combining high-response parts
with relatively low-frequency control algorithm makes the
bandwidth of the sampling and control circuit the same as the
switching frequency of the semiconductor. Therefore, low-
frequency, low-cost Microcontroller Units (MCU) with
AD/DA converters (e.g., 8051 MCU) can be utilized to
minimize cost.
4) Since the driving circuit is relatively independent of each
other, the proposed gate drive has no restrictions on the
switching duty cycle and the number of semiconductors in
series-connection.
The rest of this article is organized as follows. Section II
discusses the influence and the causes of gate discharge
deviation on the drain-to-source voltage imbalance. In Section
III, the structure and the operation principle of the proposed
active gate drive are elaborated, followed by Section IV which
presents the design guideline in detailed. The voltage
balancing performance of the proposed gate drive is
experimentally verified by a test board with two/three series-
connected SiC MOSFETs in Section V. Finally, conclusions
are drawn in Section VI.
II. INFLUENCE AND CAUSES OF GATE DISCHARGE DEVIATION
A. The Influence of Gate Discharge Deviation on Voltage
Imbalance
The turn-off transient of SiC MOSFET can be seen as a
discharge process of the input capacitance Ciss which is
constituted of the gate-source capacitance CGS and the gate-
drain capacitance CGD. Considering a SiC MOSFET driven by
the voltage from positive (VDD) to negative (VEE), the electrical
discharge QGoff can be expressed as follows:
Goff GSoff GDQ Q Q? ?                              (1)
where QGSoff and QGD are the discharges of CGS and CGD?
respectively. At the beginning of the turn-off period, when the
drain-source voltage VDS has not started to rise, QGSoff can be
defined as [1] [15]:
? ?? ?GSoff GS GDon DD millerQ C C V V? ? ?                (2)
where CGS can be deemed as a constant due to its insignificant
nonlinearity [15], and CGDon is the on-state value of CGD. Vmiller
is the miller stage voltage which has a relationship with the
threshold voltage Vth, the drain current ID and the
transconductance gm as [10]:
D
miller th
m
IV V
g
? ?                                 (3)
From equation (2) and (3), it can be found that an increase
in ID will cause a proportional increase in Vmiller, which means
QGSoff has a negative relationship with ID. Therefore, for well-
matched SiC MOSFETs in series-connection, the QGSoff will be
equal due to the same ID.
The QGD is required during the rise of VDS. It can be
calculated as:
( )
DSoff
DSon
V
GD GD VDS DSV
Q C dV? ?                          (4)
where VDSoff and VDSon refer to the drain-source voltages in off-
state and on-state, respectively. CGD(VDS) is the value of CGD
varying dramatically with VDS. In [1], the expression for
calculating the value of CGD(VDS) is presented as:
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From (4) and (5) we can obtain that
2 222 2
1 1DSoff oxG s D DSon oxGD
ox s D s D
V CK q N V C
Q
C q N q N
?
? ?
? ?
? ?? ? ? ?? ?? ?
 (6)
where KG is a geometry factor, q is the fundamental electronic
charge, ?s is the semiconductor dielectric constant, ND is the
doping concentration of n-drift region, Cox is the specific
capacitance of the gate oxide. By transforming the equation
(6), we can obtain that
2
2
2
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 (7)
For series-connected SiC MOSFETs operated in high-
voltage applications, the VDSon of each device is several orders
of magnitude smaller than VDSoff, and thus they can be
considered equal. As can be seen form (7), there is a positive
correlation between QGD and VDSoff.
With reference to two well-matched SiC MOSFETs in
series-connection, if there is a gate discharge deviation ?QGoff
between them, by the analysis above, we can get the following
conclusions:
1) The gate-drain discharge deviation ?QGD will be
reflected in ?QGoff due to the nearly same QGSoff.
2)  The  ?QGD plays a dominant role in the voltage
distribution between the devices.
To demonstrate the effect of ?QGoff, a chopper circuit
operating at the bus voltage VDC is established for simulation
in LTspice. As shown in Fig. 1, T1 and T2 are the series-
connecting SiC MOSFETs of the same model C2M0040120D
from CREE. A parameter ? which stands for the voltage
imbalance ratio is defined as:
1 2 100%DSoff DSoff
DC
V V
V
?
?
? ?                      (8)
where VDSoff1 and VDSoff2 are the off-state drain-source voltages
of T1 and T2, respectively. Fig. 2 shows the relationship
between ? and ?QGoff based on the parameter scan simulations.
T1 and T2 are driven by constant current sources of 100mA.
?QGoff is realized by adding an external parallel pulse current
source to the gate-source of T1. From Fig. 2(a), with a constant
VDC (1 kV), ? is closely related to ?QGoff but has little
relationship with ID due to the same QGSoff mentioned
previously. From Fig. 2(b), with a constant ID (20A), ? is not
only positively correlated with ?QGoff but also has a negative
correlation with VDC. This is mainly because a higher VDC
indicates a higher QGD required for turning off. For the same
?QGD, it means its proportion in QGD is reduced, which
suppresses its influence on voltage imbalance.
B. The Causes of Gate-Drain Discharge Deviation
As concluded above, ?QGD dominates the transient voltage
imbalance ratio. Fig. 3 demonstrates the causes of ?QGD
between two intentionally matched SiC MOSFETs driven by
conventional voltage drives. In the figure, VDS and QGD with
respective subscript number represent the drain-source voltage
and the gate-drain discharge, respectively. RG is the external
gate resistor of the same value. Fig. 4 shows the analytical
waveforms during the turn-off transient, where VGS1 and VGS2
are the gate-source voltages of T1 and T2, respectively. From
Fig. 4, the unbalanced voltage sharing is generated in the
duration from t0 to t5, where the main causes of ?QGD can be
stated as follows:
Fig. 1.  Simulation model of series-connected SiC MOSFETs
Fig. 2.  Relationship between ? (%) and ?QGoff (nC). (a) ID changes from
4A to 40A while VDC is maintained at 1kV. (b) VDC changes from 750V
to1200V while ID is maintained at 20A.
Fig. 3.  Series-connected SiC MOSFETs with different gate-drain
discharges.
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1) Deviation between the propagation times of driving ICs:
The turn-off propagation times of commercial gate driving ICs
based on magnetic isolation (e.g., ADuM4135) or optical
isolation (e.g., ACPL-W346) have inevitable deviations,
which are from a dozen to dozens of nanoseconds between
their minimum and maximum values. The gate discharge
difference caused by the deviation time tdelay is expressed as
?Qdelay, the value of which can be calculated by (9)
? ?DD miller
delay delay
G
V V
Q t
R
?? ? ?                      (9)
where
1 0 3 2delayt t t t t? ? ? ?                            (10)
According to the waveforms of IG shown in Fig. 4, though
tdelay is generated from t0 to t1, the ?Qdelay is located from t2 to
t3 due to the same value of QGSoff.  ?Qdelay makes VGS1 drop to
Vmiller first, which means an earlier rising of VDS1.
2) Different charges between the parasitic capacitors [26]:
The turn-off period can be seen as a process of the gate drive
extracting the electric charges stored in CGD. As shown in Fig.
3, there is a parasitic capacitor Cp which represents the total
parasitic capacitances of the power and signal isolation
barriers [28]. During the duration from t4 to t5, the dramatic
increase of VDS2 raises the potential of the source terminal of
T1 shifting up the voltage potential of Cp1 by nearly the same
amount, which will extract more charge (Qcp1) from CGD.
Compared to Qcp1, the injected charge Qcp2 is much smaller
due to the insignificant variation of VGS2. For the same gate
drive operating under VEE during this period, the difference
between Qcp1 and Qcp2 can be expressed as ?Qcp, which can be
calculated according to the following equation:
? ? ? ?? ?
? ?
1 1 2 2
1 2
2
cp p cp p cp
p DS EE DD DDS on
p EE DD
Q C V C V
C V V V R I
C V V
? ? ? ? ?
? ?? ? ? ?? ?
? ?
        (11)
where RDS(on) is the drain-source on-state resistance in
milliohms, ?Vcp1 and ?Vcp2 represent the voltage variations of
Cp1 and Cp2, respectively. Omitting the on-state voltage drop
across the switch and assuming that Cp1 is equal to Cp2,
equation (11) can be simplified to
1 2cp p DSQ C V? ? ?                                 (12)
The ?QCp will exist until VDS1 and VDS2 rise to their static
values. Fig. 5 shows the simulated waveforms based on the
circuit in Fig. 3 on the condition of VDC=1 kV, ID=20A. The
parameters used for the simulation are listed in Table I. ?Qdelay
and ?QCp are pointed out to verify the above theoretical
analysis, which led us to the conclusion that: 1) ?Qdelay and
?QCp, which make up ?QGD, have a great influence on the
drain-source voltage balance; 2) the voltage imbalance can be
alleviated by compensating ?QGD precisely. Thereby, an
active gate drive circuit aiming at compensating the deviation
between gate-drain discharges of series-connected SiC
MOSFETs will be presented in the next section.
III. PROPOSED ACTIVE GATE DRIVE
As mentioned in Section II, for series-connected SiC
MOSFETs, ?QGD will be reflected in ?QGoff due  to  the
approximately equal QGSoff. An active gate drive embedding
closed-loop realization of QGoff adjustment is presented in Fig.
6. It consists of three parts distinguished by different colors: 1)
a current sink circuit providing additional gate-drain discharge
to compensate ?QGD, 2) a trigger circuit to determine the time
instants of additional gate discharge and VDS sampling, and 3)
a sampling and control circuit used for taking VDS samples and
controlling the amount of discharge in real-time. The structure
and operating principle of each sub-circuit will be described in
detail.
Fig. 4. VDS, VGS and IG waveforms when there is a ?QGD composed of
?Qdelay and ?QCp.
Fig. 5.  Simulation results of ?Qdelay and ?QCp
TABLE I
THE PARAMETERS FOR SIMULATION
Parameters Values
SiC MOSFETs (T1, T2) C2M0040120D
Drive voltages (VDD,VEE) +20V, -5V
Parasitic capacitors (Cp1,Cp2) 50pF
Gate resistor (RG) 15?
Driving time deviation (tdelay) 5ns
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A. The Current Sink Circuit
Fig. 7 shows the current mirror-based current sink circuit
verified by [22], [29], and [30]. Fig. 8 shows the influenced
turn-off waveforms of two series-connected SiC MOSFETs
under its action. For comparison, we assume that the power
circuit is the same as Fig. 3 except T2 is driven by the
proposed gate drive. In Fig. 8, the red dotted lines stand for the
waveforms of T1 driven by conventional gate drive and the
blue solid lines marked by a subscript (A) stand for the
waveforms of T2. Isink is the external gate current and the
amount of discharge generated is written as ?QGoff(A). Vctrl is
the input control voltage of the current sink, value of which is
zero or VDAout determined by the other two parts of the
proposed drive circuit. The working process of T2 affected by
the current sink can be divided into four stages from t1 to t5.
Stage t1?t2: The output voltage of the gate driving IC for T2
drops from VDD to VEE at t1 and the Ciss of T2 begins to
discharge. In the meantime, Vctrl steps from zero to a positive
value VDAout. Consequently, Isink with a value calculated from
5
3 4
sink ctrl ctrl
RI I V
R R
? ? ?                          (13)
due to the same base currents of Q1 and Q2 (Ib1=Ib2), is
generated to provide ?QGoff(A). It can be seen from Fig. 8 that
the required QGSoff of T2 is fulfilled faster due to a larger
discharge current IG2(A).
Stage t2?t3: At t2, VGS2(A) drops to Vmiller, almost all IG2(A) is
used to discharge CGD, and in the meantime, VDS2(A) starts to
rise. According to the previous equation (7), if the amount of
?QGoff(A) from t1 to t3 is equal to ?QGD, which is composed of
?Qdelay and  ?QCp from t1 to t3, then VDSoff2 will be equal to
VDSoff1 and a balanced voltage sharing in off-state can be
achieved.
Stage t3?t4: At t3, VGS2(A) and VGS1 exit the miller plateau
simultaneously. During this period, the falling speed of VGS2(A)
from Vmiller to VEE is accelerated by the external gate discharge,
which has little influence on the voltage sharing because both
VDS2(A) and VDS1 have arrived their static values.
Stage t4?t5: At t4, the turn-off process of T2 has finished
while the VGS2(A) is maintained as VEE. Though the Vctrl is still
at the value of VDAout, the Isink is zero due to the almost equal
voltage potentials of gate terminal and VEE. During this stage,
Ictrl will flow as the blue arrow shown in Fig. 7 and the bipolar
junction transistor (BJT) Q2 is deeply saturated because of the
increased Ib2. In this period, Ictrl is no use but producing extra
loss on the resistors and BJTs. Therefore, this stage should be
as short as possible in practical application.
The LTSpice simulation results of series-connected SiC
MOSFETs with the current sink are shown in Fig. 9. In order
to demonstrate the effectiveness of the current sink, the
simulation condition is the same as Table I and the component
parameters of the current sink circuit are listed in Table II.
In Comparison with Fig. 5, ?QCp shown in Fig. 9 becomes
bigger due to the increased VDS2 according to equation (12).
However, due to the compensation effect of ?QGoff(A),  ?VDSoff
shown in Fig. 9 is reduced to almost zero. From the
waveforms of Vctrl and Isink, it is worth mentioning that
although Vctrl remains as 2.6 V within a predefined duration of
150 ns, Isink starts to fall as soon as VDS2(A) reaches its static
value. It is also noteworthy that there exists a propagation
delay time between Vctrl and Isink due to the propagation
characteristics of the operational amplifier and BJTs.
Fig. 6.  Circuit diagram of the proposed active gate drive
Fig. 7.  Circuit implementation of the current sink circuit
Fig. 8.  Operation scheme of the proposed gate drive.
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According to the zoomed-in waveforms shown in Fig. 10, the
propagation delay time is measured as 16ns.
B. The Trigger Circuit
The trigger circuit is designed to determine the time interval
during which the value of Vctrl is VDAout and the time instant
when the sampling and control circuit starts analog-to-digital
(AD) conversion. Fig. 11 shows the proposed trigger circuit.
The +20/-5 V output voltage Vdout from gate driving IC is
scaled to +5/0 V by the voltage divider composed of resistors
and capacitors. Then, the scaled-down gate signal is fed to two
monostable multivibrator ICs (SN74LVC1G123 of Texas
Instruments), which will produce a pulse of desired width at
its falling edge, respectively. One pulse VST with a width of TST
is sent to the sampling and control circuit to trigger the
sampling on its falling edge. The TST should be long enough to
ensure that the VDS has reached VDSoff and remains stable. The
other pulse with a width of Tctrl is used to connect Vctrl to the
output voltage VDAout of the sampling and control circuit
through an analog switch (TS5A63157 of Texas Instruments).
The response time of the trigger circuit for changing Vctrl
should be as fast as possible to ensure high control precision
and preventing the current sink circuit from producing too
much extra loss. The voltage divider has no delay with
approximate combination of resistors and capacitors. The
maximum propagation delay time of SN74LVC1G123 at 5 V
operating voltage is 7.6 ns and the maximum turn-on time of
TS5A63157 for 5 V supply is 5 ns, so the maximum response
time for the value change of Vctrl is 12.6 ns.
C. The Sampling and Control Circuit
Fig. 12 shows the detailed implementation of the sampling
and control circuit. A compensated passive voltage divider is
used to scale the high VDS to an acceptable AD input value,
which is then buffered by a rail-to-rail amplifier GS8091 from
Gainsil. At per switching cycle, a 12-bit AD converter (ADC)
contained in a 1T 8051 core MCU (STC8A8K64S4A12 from
STCmicro) starts the conversion as soon as it receives the
external interrupt signal produced by the falling edge of VST.
Two different kinds of regulators are built to process the
measured kVDS (k is the reduction factor of the voltage divider)
into an output voltage (n+1)thVo for the next switching cycle.
First, a step-by-step regulator compares the error e between
the measured and the reference value with three threshold
values (eth1?eth3) one by one, where the relationship among
them satisfies
th1 th2 th3e e e?? ??                              (14)
If e is larger than ethx (x=1?3), a corresponding threshold
Vthx is added to the output voltage of the previous switching
cycle (nthVo). Using the step-by-step regulator can ensure a
fast determination of the output voltage range. Then, when e is
smaller than eth3, a proportional-integral (PI) regulator is
adopted to precisely adjust the (n+1)thVo in a small range.
Using the PI regulator instead of more and smaller stages of
the step-by-step regulator can avoid a possible oscillation
during the minimal step. The (n+1)thVo is converted to an
analog output voltage by an 8-bit digital-to-analog converter
Fig. 9.  Simulation results with the compensation discharge ?QGoff(A).
Fig. 10.  Simulation results of rise propagation delay time between Vctrl and
Isink.
TABLE II
THE COMPONENT PARAMETERS OF THE CURRENT SINK CIRCUIT
Components Descriptions
Operational amplifier (OP) LM7171 from Texas Instruments
NPN BJT (Q1,Q2) ZXTN19060 from Diodes Inc.
PNP BJT (Q3) ZXTP19060 from Diodes Inc.
Resistors (R4,R5,R6) 1k?
Resistors (R3) ??
Resistors (R1,R2) ??
Positive value of Vctrl (VDAout) 2.6V
Fig. 11.  Circuit implementation of the trigger circuit.
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(DAC) and buffered by a rail-to-rail amplifier (TLC7528,
OPA2830 from Texas Instruments) as shown in the output
stage of Fig. 12, where RF and CF are used to prevent ringing
or oscillation, VDAout is the final output voltage of the sampling
and control circuit as aforementioned.
Although the turn-off transient of SiC MOSFET is ultra-fast,
the calculation of VDAout can be done during the rest time of
one switching period. The conversion rate of the ADC
contained in STC8A8K64S4A12 is 800 KS/S, which means
the sampling will be finished in 1.25 us. The running time of
the algorithm in STC8A8K64S4A12 is about 3.6 us thanks to
the 1T core of this MCU. The settling time and propagation
delay time of TLC7528 are 100 ns and 80 ns, respectively.
Therefore, the total delay time from the falling edge of VST to
the transition point of VDAout is approximately 5.03 us.
Experimental verification of the actual delay time will be
illustrated in Section V.
IV. DESIGN GUIDELINE FOR PROPOSED GATE DRIVE
Considering the DC chopper based on two series-connected
SiC MOSFETs shown in Fig. 1, the design process of the
primary parameters is under the rated condition, which is
defined as: VDC=1 kV, ID=20 A, and the semiconductor device
is C2M0040120D (1200 V/40 A) from CREE.
A. Implementation of the Conventional Gate Drive
According to the previous description of the active gate
drive, there exist only three levels of the power supply
voltages as +20 V for VDD, +5 V and -5 V for all the auxiliary
ICs and VEE. An isolated DC/DC converter RKZ-052005D
with the output voltage of +20 V/-5 V and a voltage regulator
MC78L05 with +5V output voltage are applied to provide the
required voltage levels.
The gate drive IC is selected as ADuM4135 from Analog
Devices and the external gate resistor is 15? from YAGEO.
B. Design of the Current Sink Circuit
The current sink should have the capability of compensating
the maximum ?QGD composed of ?Qdelay and ?Qcp.  ?Qdelay
can be estimated by equation (9). Vth and gm, which can be
found in the datasheet of C2M0040120D, are 2.1 V and 13.2 S,
respectively. So Vmiller is estimated to be 3.61 V. The
difference between the minimum and maximum propagation
delay times of ADuM4135 (tdelay) is 26 ns based on its
datasheet. By substituting these values into equation (9), we
can obtain the maximum value of ?Qdelay is 28.4 nC. The
maximum possible parasitic capacitances of RKZ-052005D
and ADuM4135 are 135 pF and 2 pF, respectively. If the
balanced voltage sharing is obtained, according to equation
(12), the ?Qcp can be obtained as 68.5nC. Therefore, the total
maximum ?QGD (?QGD(max)) obtained by summing ?Qdelay and
?Qcp is 96.9 nC.
In order to get wide output voltage range and fast response
time, a high-speed op-amp MAX4213 with rail-to-rail output
is selected as the input stage of the current sink. The
PNP/NPN transistors are CPH6123/CPH6223 from ON
semiconductor. These devices are different from the
simulation models in previous section due to the lack of their
Spice models in addition to their higher bandwidth and output
swing. Table III and Table IV give the main characteristics of
the op-amps and transistors used in experiment and simulation.
The Base-Emitter turn-on voltage (VBE(on)) of CPH6123 is
about 0.7 V, and the voltage drop on R3 (VR3) in Fig. 7 can be
calculated by
? ?3R out BE onV V V?? ?                             (15)
where Vout- is the negative peak value of the output swing. So
the highest voltage drop on R3 (VR3(max)) is 3.8 V.
Fig. 13 shows the response time of the actual current sink
circuit when Isink is 1 A, indicating a 21 ns delay time between
Vctrl and Isink, which is longer than the previous simulation
result 16 ns due to the inevitable parasitic inductance in the
loop. By taking account of the maximum response time 12.6ns
of the trigger, the total maximum response time of the
auxiliary circuit is 33.6 ns, theoretically. Considering the turn-
Fig. 12.  Configuration of the sampling and control circuit.
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off time toff of C2M0040120D with a 15 ? gate resistor is
approximately 125 ns by solving the equation:
? ?off fd offt t t? ?                                (16)
where td(off) and tf are turn-off delay time and fall time from its
“Switching Times vs. RG(ext)” curve, respectively. Therefore,
the minimum time remaining for discharge compensation
(tc(min)) is obtained as 91.4 ns. On the extreme condition that
?QGD(max) needs to be compensated during tc(min), the value of
R3 can be solved by the following equation:
? ?
? ?
? ?
? ?
( )3 3
3
c minR max R max
ctrl max GD max
V t V
R
I Q
? ?
?
                     (17)
By substituting the previously obtained parameters into (17),
we can obtain the value of R3 is approximately 3.58 ?. In our
case, R3 is set as 3.6 ?. To ensure the output capacity of the
current sink, the maximum values of R1 and R2 (R1(max) and
R2(max)) can be calculated as
? ? ? ?
? ? ? ? ? ?
? ?
1 2
3 3 1
max max
EE R max CE sat CE sat
ctrl max
R R
V V V V
I
?
? ? ?
?
          (18)
where VCE3(sat) and VCE1(sat) are the collector-to-emitter
saturation voltages of Q3 and Q1, the maximum values of
which are 230 mV and 130 mV, respectively. Therefore, R1(max)
and R2(max) can be obtained as 0.77 ?. In our case, two 0.5 ?
resistors in 2512 package are used as R1 and R2.
C. Design of the Trigger Circuit
The main design task of the trigger circuit is determining
TST and Tctrl. As mentioned in Section III, when Isink is
approximately zero and Q2 is deeply saturated, Ictrl will
generate extra loss on the transistors and resistors. From the
perspective of power loss, the smaller Tctrl is the better.
However, for the same ?QGD to be compensated, too small
Tctrl is corresponding to excessive Ictrl, which will cause
electromagnetic interference (EMI) issues and influence the
gain-bandwidth product (fT) of the BJTs according to the fT -IC
curve in their datasheets. Based on the above considerations
and the minimum pulse width limitation of SN74LVC1G123,
Tctrl is set as 125 ns, which is the same as the typical turn-off
time of C2M0040120D with a 15 ? gate resistor.
TST is the time interval between the falling of VGS and the
starting of the VDS sampling. On the one hand, TST should be
long enough to ensure that VDS has already been stable. On the
other hand, TST must be short enough to leave sufficient time
for sampling. Equation (19) shows the TST design constraint as
? ? ? ?off ST off min sa ADCt T T T? ? ?                     (19)
where Toff(min) is the SiC MOSFET minimum off-state time,
which depends on the switching frequency and duty cycle of
the converter, and Tsa(ADC) is the sampling time of ADC, which
is 1.25 us as aforementioned. If the switching frequency is
40kHz, the duty cycle is limited in 10 %?90 %, then TST
range can be determined: 125 ns < TST < 1.25us. In our case, a
500 ns TST is selected as a compromise.
D. Design of the Sampling and Control Circuit
The resistive part of the voltage divider is used for blocking
the vast majority of VDS, while acting as series-connected
static balancing resistors. As shown in Fig. 12, it is substituted
by four 100 ?? (RS1?RS4) resistors and a 2?? resistor (RSA),
corresponding to 4.97 V measured voltage on the condition
that VDS is 1000 V, which is equal to the output swing of
GS8091. The capacitive part is used for filtering out high-
frequency oscillation and eliminating hysteresis quality caused
by the parasitic inductances of RS1?RS4 [26].
As discussed in Section II, for series-connected SiC
MOSFETs, the relationship between ? and ?QGoff varies with
a quite small proportion when ID changes. Therefore, the
threshold values eth1?eth3, Vth1?Vth3, and PI coefficients (kp
and ki) according to a fixed bus voltage have a certain
representativeness and applicability. The selection of these
values, which are listed in Table V, depends on the simulation
results shown in Fig. 2.
The active gate drive board composed of the components
mentioned above is shown in Fig. 14, where the sampling and
control circuit is designed to be pluggable for replacement in
the case of higher frequency MCU (e.g., FPGA) needed for
ultra-high switching frequency. It can be seen from Fig. 14(a)
that there exist no additional isolation stages for signals or
Fig. 13.  Test waveforms for the response time of the current sink circuit.
Isink is tested by a 0.1? sample resistor connected between the gate
terminal of SiC MOSFET and the collector terminal of Q2.
TABLE III
THE CHARACTERISTICS OF OP-AMPS
Component
Values (±5V supply)
-3dB Bandwidth
(BW) Output Swing (Vout)
MAX4213 180MHz -4.5V?+4.5V(RL=150?)
LM7171 140MHz -2.8V?+2.8V(RL=100?)
TABLE IV
THE CHARACTERISTICS OF TRANSISTORS
Component Gain-BandwidthProduct (fT)
CPH6123 390MHz
CPH6223 380MHz
ZXTP19060 180MHz
ZXTN19060 130MHz
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power supplies, which makes the proposed gate drive superior
in terms of universality and cost effectiveness.
V. EXPERIMENTAL SETUP AND RESULTS
The active gate drive is experimentally verified in a test
board configured as a DC chopper circuit. Fig. 15 shows the
schematic and the photograph of the test board including two
series-connected SiC MOSFETs. It can be observed that, the
freewheeling diodes are composed of two series-connected
SiC diodes with parallel-connected balancing resistors and
TVS diodes, which are used for protecting SiC diodes from
exceeding breakdown voltage caused by the overshoot of the
transient unbalancing voltage [11]. The component parameters
of the test board are listed in Table VI.
The test board operates at 1 kV bus voltage generated by a
three-phase step-up transformer with a rectifier bridge and
three series-connected bulk capacitors. The load is a 50?
aluminum power resistor, the parasitic inductance of which is
30?H. A CPLD (5M240ZT100C5N from Altera) is utilized to
generate driving signals, while the experimental waveforms
are captured by a Tektronix TPS2024B (200 MHz, 2 GS/S, 4-
isolated channels) digital oscilloscope with two 10X passive
voltage probes (Tektronix P2220 200 MHz 300 V). Two 100X
passive probes (UNI-T UT-P20 250 MHz 1.5 kV) are
specifically used for measuring the VDS. An AC current probe
P6022 (Tektronix 120MHz) is used for capturing the
waveforms of ID during the switching transient. The
photograph of the experimental platform is shown in Fig. 16.
(a)
(b)
Fig. 14.  Proposed active gate drive board: (a) Conventional gate drive
with the current sink and the Vctrl trigger circuit. (b) Sampling and control
circuit with the VST trigger.
TABLE V
PARAMETERS OF THE CONTROL ALGORITHM
Parameters Values
eth1, eth2, eth3 200V, 60V, 25V
Vth1, Vth2, Vth3 2V, 0.7V, 0.2V
kp, ki 0.01, 0.002
TABLE VI
COMPONENT PARAMETERS OF THE TEST BOARD
Components Values
Freewheeling diode (DF)
WS3A006120E (1200V/9.5A)×2
SMCJ400CA (400V/2.3A)×4
33k? (2512)×4
Bus capacitor (CBus) PFC 800V/10?F×4
Decoupling capacitor (Cdec) MLCC 1000V/0.1?F×10
Bus balancing resistor (RBus) 20k? (2512)×10
SiC MOSFETs (T1,T2) C2M0040120D(1200V/40A)×2
(a)
(b)
Fig. 15.  Test board including two series-connected SiC MOSFETs with
the proposed active gate drives. (a) Block schematic of the gate drive
test board. (b) Hardware implementation of the test board (the SiC
MOSFETs are mounted on the back).
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A. Verification of the Proposed Gate Drive Compensation
Effect
To validate the compensation effect of the proposed active
gate drive on voltage balancing control, two comparison
experiments are carried out at the switching frequency of
40kHz. The driving signals sent from CPLD are pre-adjusted
to produce a fixed delay time tdelay between the outputs of the
driving ICs, so as to cause an intentional voltage imbalance.
Fig. 17 shows the experimental waveforms of the two series-
connected SiC MOSFETs with and without the proposed gate
drives, respectively, where tdelay is set as 10 ns. It should be
noted that VDS1 is displayed in the MATH channel by
subtracting potentials of the drain terminals between T1 and T2.
The oscillations in VDS1 and VDS2 waveforms are mainly
caused by the resonance between the total equivalent output
capacitance of the stacked devices and the power loop
inductance [5]. Crosstalk is created between this VDS
oscillations and the gate drive loop as well as the probe
measurement loop, providing an EMI path of affecting both
VGS and Vctrl dynamics in the form of ringing. With only the
conventional gate drives, a voltage difference of 323 V
between VDSoff1 and VDSoff2 is observed during the turn-off
periods. This is mainly due to the ?Qdelay generated by the
preset tdelay and  the  ?QCP generated by different potentials
between Cp1 and Cp2 as discussed in Section II. As shown in
Fig. 17(b), ?QGD is well compensated by a Vctrl with the
amplitude of 0.89 V and a balanced voltage sharing is also
obtained.
To further validate the performance of the proposed active
gate drive, tdelay is tuned to 25 ns which is almost the same as
the time deviation between the minimum and the maximum
propagation delay times of ADuM4135. As can be seen from
the experimental results presented in Fig. 18(a), the voltage
difference reaches 572 V during the turn-off transient due to
the enlarged ?Qdelay. Waveforms in Fig. 18(b) present good
balanced voltage distribution between the series-connected
SiC MOSFETs driven by the proposed active gate drive,
where the amplitude of Vctrl rises to 4.53 V to compensate the
new ?Qdelay. Multi-pulse waveforms and their zoom-in views
shown in Fig. 17 and 18 indicate that the proposed active gate
drive has sufficient capability to compensate ?QGD and
achieve good dynamic and static voltage balancing.
B. Influence of Switching Frequency and Duty Cycle
Fig. 16.  Photograph of the experimental platform.
(a)
(b)
Fig. 17.  Experimental waveforms when tdelay is 10ns. Scale: VDS =
200V/div, VGS = 10V/div, Vctrl = 1V/div. (a) With only conventional gate
drive. (b) With the proposed active gate drive.
(a)
(b)
Fig. 18.  Experimental waveforms when tdelay is 25ns. Scale: VDS =
200V/div, VGS = 10V/div, Vctrl = 2V/div. (a) With only conventional gate
drive. (b) With the proposed active gate drive.
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From the design guideline of the proposed active gate drive
mentioned in Section IV, the switching frequency (fs) and the
duty cycle are only considered when calculating the TST.
Theoretically, as long as the switching period is longer than
5.5 us as illustrated in Section III_C, the control algorithm
proposed in this paper can take effect. In order to verify the
effectiveness of the proposed driving circuit at different
switching frequencies, the experimental results with a 10ns
tdelay at half of the original switching frequency are shown in
Fig. 19(a). It can be observed that a balancing voltage
distribution can be achieved at 20 kHz. In contrast, the
waveforms at a doubled switching frequency are also shown in
Fig. 19(b). As can be observed, the dynamic and static voltage
balance can still be achieved. It should be noted that Vctrl is
maintained around 0.89V due to the same ?Qdelay generated by
the unchanged tdelay according to equation (9).
The proposed active gate drive is also tested at different
duty cycles. Fig. 20 shows the multi-pulse waveforms at 0.5
and 0.7 duty cycles, respectively. From the evenly distributed
voltages among the two devices, we can see that duty cycle is
not a limitation on the voltage balance control of the proposed
gate drive.
C. Influence of DC-bus Voltage and External Gate Resistor
The influence of the DC-bus voltage is also discussed in
this paper. Fig. 21 shows the experimental results under the
condition that the DC-bus voltage is set as 800 V and 600 V,
respectively, where the reference voltage VDS* is set as 1.99 V
and 1.49 V, respectively. The tdelay is maintained as 10 ns.
With other unchanged parameters in the control algorithm, a
high VDS consistency can still be ensured. However, in
comparison with Fig. 17(b), the amplitude of Vctrl is getting a
little smaller as the decreasing of the DC-bus voltage. This is
mainly attributed to the smaller ?QCp corresponding to lower
VDS2 according to equation (12).
The selection of the component parameters given in Section
IV is based on the condition that RG = 15 ?. According to the
switching transient analysis given in [23] and [29], during the
turn-off transient, RG plays a major role in the toff of SiC
MOSFET and the peak value of IG, which are the main basis
in the parameter selection process. Fig. 22(a) illustrates the
voltage balance effect of the proposed gate drive when RG is
12 ? and tdelay is 10 ns. In comparison with Fig. 17(b), for the
same ?QGD to be compensated, the balanced voltage
distribution is achieved at the price of a much higher Vctrl
(4.8V), which is equal to the maximum output of the sampling
and control circuit. In Fig. 22(b), each RG is replaced by a 10?
resistor, and the experimental results are presented. It can be
seen that even with the maximum value of Vctrl, a voltage
difference cannot be eliminated with the currently selected
components. This problem is mainly attributed to the reduced
toff, the value of which becomes 97 ns according to the
“Switching Times vs. RG(ext)” curve of C2M0040120D. It
should be noted that the 85ns toff shown in Fig. 22(b) is an
(a)
(b)
Fig. 19.  Experimental waveforms under different switching frequencies
( tdelay = 10ns). Scale: VDS = 200V/div, VGS = 10V/div, Vctrl = 1V/div. (a) fs =
20 kHz. (b) fs = 80 kHz.
(a)                                                               (b)
Fig. 20.  Multi-pulse waveforms at different duty cycles (tdelay = 10ns). (a)
Duty cycle = 0.5. (b) Duty cycle = 0.7.
(a)
(b)
Fig. 21.  Experimental waveforms under different DC-bus voltages (tdelay
= 10ns). Scale: VDS = 200V/div, VGS = 10V/div, Vctrl = 1V/div. (a) VDC =
800 V. (b) VDC = 600 V.
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accelerated one. For a 10 ns tdelay, the ?Qdelay is estimated as
17.14nC according to (3) and (9). The maximum ?QCp
remains unchanged as 68.5nC. Thereby, the maximum ?QGD
that needs to be compensated is 85.64nC by adding ?Qdelay
and ?QCp. However, due to the 33.6 ns response time of the
auxiliary circuit mentioned in Section IV, the remaining time
for the current sink is only 63.4ns which is corresponding to a
2.81 ? R3 according to (17). Therefore, a smaller R3 seems to
be a better choice when RG is reduced. Nevertheless, the
resulting enlarged Ictrl will cause EMI issues and get the BJTs
out of their active regions for fast response [31], which will
shorten the remaining time again. Therefore, the selection of
the transistors must be reconsidered, as well as other parts of
the current sink.
D. Verification of the Voltage Balancing Algorithm under
resistive load
First of all, the time sequence among the relevant voltage
signals of the sampling and control circuit is illustrated in Fig.
23. It can be observed that a positive pulse showing a preset
period of 500 ns occurs on the VST waveform as soon as VGS2
begins to fall, during when VDS2 has reached its stable value
VDS2off. The time interval between the falling edge of VST and
the rising edge of VDAout is measured as 5 us, which is
consistent with the description in Section III. It consists of
sampling time, algorithm running time and DAC output delay
time.
Fig. 24 shows the waveforms of the incipient 18 switching
cycles to verify the effectiveness of the control algorithm,
where tdelay is 25 ns. The reference value of VDS (VDS*) in the
MCU is set as 2.49 V corresponding to the 500 V average
voltage. It can be observed that there is a 2V rise in VDAout
soon after the first rising edge of VDS2 since that the error e
between VDS* and VDSoff2 is larger than eth1. Then, in the next
three cycles, the increment of VDAout drops to 0.7V and 0.2V
due to the reduced e which is lower than 100V. Until the fifth
cycle, the voltage imbalance ratio gets balanced to ±5%, and
then PI regulator takes place of the step-by-step regulator and
stabilizes VDAout within a certain small range. The voltage
balancing control is realized.
The proposed gate drive is also tested in the application of
three devices in series-connection. Fig. 25 shows the
corresponding experimental waveforms under 900V bus
voltage, where CH1 to CH3 (100V/div) represent VDS1 to
VDS3, respectively. As can be observed, it takes six switching
cycles for the sampling and control circuits to adjust and
identify the suitable output for each drive and maintain the
voltage imbalance ratio in a small range.
E. Verification of the Voltage Balancing Algorithm under
inductive load
As mentioned in Section II, the voltage imbalance ratio ? is
scarcely affected by ID for two identical SiC MOSFETs in
series-connection. However, in practical applications, the
characteristics of the stacked devices, especially their parasitic
capacitances, are mismatched with each other. According to
the voltage rising rate of a power MOSFET [33]:
? ?
? ?1
D m th EEDS
GD G m DS
I g V VdV
dt C R g C
? ? ??
? ? ? ?
 ,                    (20)
(a)
(b)
Fig. 22.  Experimental waveforms with different external gate resistors
( tdelay = 10ns). Scale: VDS = 200V/div, VGS = 10V/div, Vctrl = 2V/div. (a) RG
= 12?. (b) RG = 10?.
Fig. 23. Time sequence among the relevant voltage signals of the sampling
and control circuit.
Fig. 24.  The voltage regulating process using the active gate drive with the
proposed control algorithm.
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for series-connected devices with different parasitic
capacitances, although the ID flowing through all devices are
identical, the discrepancy between their parasitic capacitances
(CGD or CDS) will cause a dVDS/dt deviation. This deviation of
voltage rising rate increases with ID, which will cause a larger
?VDSoff during static periods. When an inductive load is
connected into the DC chopper, it takes a number of switching
cycles, which depends on the load inductor and the switching
frequency, to reach the final value of ID. This also means that
?VDSoff requires more switching cycles to reach its maximum
value, which increases the time required for the voltage
balancing control.
In order to demonstrate the performance of the proposed
active gate drive under an inductive load, a 2.6mH air-core
inductor in series with a 30? current-limiting resistor is
selected as the load. The 25ns tdelay still exists, and fs remains
at 40kHz. The regulating process is shown in Fig. 26. It can be
seen from Fig. 26 that in the first switching cycle, the ?VDSoff
is not as large as shown in Fig. 24 due to a much smaller ID.
Therefore, the first step of VDAout rise is 0.7V instead of 2V.
However, during the next several switching cycles, ?VDSoff
does not show a significant decrease due to the increasing ID.
Until the sixth cycle when ID is stable, a suitable value of
VDAout is gradually found by the sampling and control circuit to
achieve good voltage balancing. As can be observed, the
number of the required switching cycles is twelve, which is
extended due to the load inductance.
F. Switching Loss analysis
According to the voltage regulating process of the proposed
active gate drive, which is realized by accelerating the turn-off
speed of the slower SiC MOSFET, the total turn-off loss
(Eoff_total) of the series-connecting devices during the turn-off
transient should be smaller. Moreover, since the active gate
drive is not activated during the turn-on transient, the total
turn-on loss (Eon_loss) of the stacked devices will not be
affected.
In order to verify the above inference, a double pulse test
(DPT) is performed with and without the proposed active gate
drive. According to [34], the switching loss evaluation of the
wide band-gap device has a high requirement of the
bandwidths and propagation delays of the probes and
oscilloscope.
1) Bandwidth: Some literatures have discussed the
relationship between the measurement accuracy and the
bandwidth of the probe. Table VII lists the fasted rise time that
can be measured accurately by the probes used in the DPT [32]
[34]. The minimum rise/fall time estimated by the simulation
results in Section III and the practical measured values are
also given, which proves that the capabilities of the probes are
sufficient.
2) Switching V-I timing alignment: The V-I timing
misalignment caused by the deviation between the propagation
delays of the voltage probe and the current probe is a critical
factor in the accuracy of switching loss evaluation [34].
According to the methods proposed in [35] and [36], a 10?
non-inductive resistance is used to replace the freewheeling
diodes, and the load is removed. By simultaneously using
different types of probes to measure the voltage and current of
the resistance, the delay between the rising/falling edges of the
measured voltage and current waveforms can be obtained.
This delay will be taken into account during the data
processing in MATLAB, thereby minimizing the evaluation
deviation caused by the V-I timing misalignment.
 The experimental results are shown in Fig. 27, where the
switching energy loss is calculated by MATLAB based on the
data exported from the oscilloscope. The tdelay is set to 10ns. It
can be observed that Eoff_total is 303.4?J when only the
conventional gate drive is used. Under the condition of using
the proposed driving circuit, the control algorithm is disabled,
and Vctrl is preset to obtain a balanced voltage between the end
of the first pulse and the beginning of the second pulse. As
shown in Fig. 27(b), Eoff_total is reduced to 257.0?J, which is
84.7% of the previous.
Fig. 25.  The experimental results of three series-connecting SiC
MOSFETs with the proposed active gate drive.
Fig. 26.  Closed-loop test results under the resistive and inductive load.
TABLE VII
PROBES USED FOR THE SWITCHING LOSS EVALUATION
Measured signals VDS ID
Probe model UT-P20 P6022
Probe bandwidth 200MHz(1) 120MHz
Rise/fall time capability(2) 8.75ns 14.58ns
Estimated minimum rise/fall time 14ns 20ns
Measured minimum rise/fall time 21ns 18ns
(1) The bandwidth of UT-P20 is 250MHz but is limited by the bandwidth
of the oscilloscope (TPS2024: 200MHz).
(2) Rise/fall time is calculated based on [32] and [34] with 5 times margin.
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Fig. 27 also shows the switching waveforms during the
turn-on transient. It can be seen that no matter the voltage is
balanced or not, Eon_total remains at around 400?J. The
switching loss is also measured when tdelay is extended to 25ns,
and Eoff_total is reduced from 339.5?J to 242.4?J (71.4%) due to
the increased turn-off speed of T2 as shown in Fig. 28. From
Fig. 27 and 28 we can get the conclusion that, when the
auxiliary circuit is activated, the proposed active gate drive is
able to reduce the total turn-off switching loss but scarcely
effective on turn-on switching loss.
G. Discussion
Based on the above experimental results, in comparison
with existing methods, the proposed method also has the
following advantages while ensuring dynamic and static
voltage balance:
1) Each active gate drive of the SiC MOSFETs in the stack
is independent of each other, which allows an unlimited
number of devices in series.
2) The auxiliary circuit is easy to be integrated with the
commercial gate driving IC, only utilizing the falling edge of
its output voltage as a trigger signal.
3) No additional isolations are required between the power
side and the control side, which not only reduces costs but also
avoids an increased ?QCp caused by the gate-to-ground
parasitic capacitances in the isolation barriers [28][32].
4) The rates of sampling and control are equal to the
switching frequency. Therefore, we can choose the most
economical and suitable MCU and ADC/DAC based on the
actual highest switching frequency of the converter, which
provides flexibility for this method.
5) Since that the operational principle of the auxiliary
circuit is to provide external QGD for the slower device, so the
switching transient of the entire series stack can be accelerated,
which is beneficial for switching loss reduction.
According to the experimental results in Subsection V-C,
future work can be focused on the following aspects:
1) The reference voltage for sampling and control circuit
should be adjustable according to different DC-bus voltages.
In order to realize it, either additional communication module
or the conception of global and local controller mentioned in
[22] shall be considered to employ.
2) With respect to a shorter turn-off time due to faster
devices and smaller gate resistors, a tradeoff should be made
between the Isink and the fT of the BJTs as aforementioned.
3) The control algorithm takes effect after the first falling
edge of VGS. Consequently, there exists at least one switching
cycle when the auxiliary circuit does not work, which may
lead to overvoltage issue and potential risk to system
reliability. An energy recovery snubber circuit proposed and
verified in [5] can be used to tackle the issue.
VI. CONCLUSION
This article presents a novel active gate drive that takes
advantage of a controllable current sink to compensate the
(a)                                                                                                                                (b)
Fig. 27.  The evaluated switching loss based on the results of the DPT when tdelay is 10ns. (a) With only conventional gate drive. (b) With the proposed active gate
drive.
(a)                                                                                                                                (b)
Fig. 28.  The evaluated switching loss based on the results of the DPT when tdelay is 25ns. (a) With only conventional gate drive. (b) With the proposed active gate
drive.
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gate-drain discharge deviation between series-connecting SiC
MOSFETs during turn-off transient. It can be realized by the
proposed auxiliary circuit implemented on a commercial gate
drive, using the original output of driving IC as a trigger signal.
The auxiliary circuit achieves adaptive control through its
built-in MCU, which avoids additional isolation barriers for
signals and power supplies and makes a reduction in the costs
and the gate-to-ground parasitic capacitance.
With a proper component selection and reasonable
parameter setting, the proposed gate drive is tested by
performing experiments on two and three series-connected
SiC MOSFETs with a given driving signal deviation. As the
experimental results have shown, even for different gate-drain
discharges, switching frequencies and duty cycles, the
proposed method does not need to change any parameters to
obtain VDS curves that are almost coincident with each other.
For different levels of DC-bus voltage, it is only necessary to
reset the reference voltage VDS* in the MCU to achieve a
balanced voltage distribution. A simple method of real-time
VDS* tuning will be the direction of future research for this
method.
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